Dr.AMBEDKAR INSTITUTE OF TECHNOLOGY

DEPARTMENT OF INFORMATION SCIENCE AND ENGINEERING

The Enclosed documents are verified and approved

HOD, ISE

Supple of Information Science & Engg.

Supple Ambadkar Institute of Technology

Sangalore-560 055.



Department of ISE

UG Autonomous – BE in Information Science & Engineering

(THEORY SUB-1)

LESSON PLAN for academic year 2021 - 22; (Odd Sem: October 2021 to JAN 2022)

, , , ,		22, (Oud Sem.	OCTOR	CF .	LULI TO JAI	1 2022)
III Semester						
DIGITAL PRINCIPLES AND LOCEDESIGN						
ject Code: 18IS34						
: 18-10-2021						
19-02-2022						
(Last working day) Ref. Doc. No. Issue No. & Date:						
Actual classes reqd. (periods)	39	Sp. classes reqd. (periods)	-			
ods required (fo	r com	pleting the syllabus	s)	:		
as per Lesson Plan Total number of periods available (for completing the syllabus) as per Time-Table & calendar of events (COE)						
No. of hrs. / periods prescribed by university (for completing the syllabus)					: 03	
No. of credits prescribed by the university (for completing the syllabus)					3:0	:0
Excess periods taken apart from planned periods / hours						
No. of hrs. / periods actually taken for the whole semester at the end						
Have you prepared the notes of the theory subject as per lesson plan?					Yes	No
If portions completed early before the planned periods (write the no. of classes taken), what is the reason for finishing early? Even in the planned periods or even after taking extra classes, if syllabus is not completed (all the units/modules), what is the reason?						
	III Semester DIGITAL PR 18IS34 Q - 10 Actual classes reqd. (periods) ods required (for allendar of events by the university part from planne tually taken for the notes of the theory is the reason for sinds or even after the part of the priods or even after the part of the p	III Semester DIGITAL PRINCIP 18IS34 Q - 10 - 20 19 - 02 - 20 Actual classes reqd. (periods) ods required (for compared for compared events (COE) cribed by university (for compared for planned periods) tually taken for the whomotes of the theory substituted by the university (for compared for the whomotes of the theory substituted for even after taking or even after taking the reason for finisheriods or even after tak	DIGITAL PRINCIPLES AND LOGITAL PRINCIPLES AND	DIGITAL PRINCIPLES AND LOGDESIC 18IS34 Q - 10 - 20 2	DIGITAL PRINCIPLES AND LOCEDESIGN 18IS34 $ Q - 10 - 202 $ $ Q - 02 - 202 $ Actual classes 39 Sp. classes reqd. (periods) reqd. (periods) in ods required (for completing the syllabus) ods available (for completing the syllabus) : ods available (for completing the syllabus) : cribed by university (for completing the syllabus) : by the university (for completing the syllabus) : part from planned periods / hours : tually taken for the whole semester at the end : notes of the theory subject as per lesson plan? : arly before the planned periods (write the no. is the reason for finishing early? : iriods or even after taking extra classes, if	DIGITAL PRINCIPLES AND LOCEDESIGN 181S34 $ Q - 10 - 20 Q $ $ Q - 02 - 20 22 $ Actual classes reqd. (periods) ods required (for completing the syllabus) ods required (for completing the syllabus) alendar of events (COE) cribed by university (for completing the syllabus) by the university (for completing the syllabus) $ Q - Q - Q - Q - Q - Q - Q - Q - Q - Q -$

Test / Exam dates scheduled & conducted as per Calendar of Events (COE)		Planned	Conducted	
CIE Test – I	:	6 to 8th Dec 2021	8-12-2021	
CIE Test – II	:	lo fo 13th Jan 2021	15-2-2022	
CIE Test – III	:	Jan 31 lo Feb 3 2021	23-3-2022	
Theory exam date (SEE) - Final	:	7-March to 25 Mars		

Unit	Ln No.	Lesson / Topics to be planned-covered as per the teaching plan	Planned	Actual	Sign
I		D. C. L.L.	Date	Date	Sign
	L 1.	Definitions for Digital Signals, Digital Waveforms, Digital Logic.	22/10/2/	22/10	Y
	L 2.	Digital Logic: Overview of basic gates and universal gates, AND-OR-Invert Gates, Positive and Negative Logic	22/10/21	22/10	W
	L 3.	Combinational Logic Circuits: Boolean Laws and Theorems	23/10/21	23/10	W
	L 4.	Sum-of-Products Method, Truth Table to Kamaugh Map, Pairs, Quads, and Octets	25/10/21	25/10	19
	L 5.	Karnaugh Simplifications for 4 variables			VA
	L 6.	Don't-care Conditions	30/10/21	00) 1	
	L 7.	Product-of-Sum, Product-of-sums Simplification	30/11/21	30/10 6/11	(b)
	L 8.	Simplification using Quine McClusky Method.	\$ 11/21	8/11	
II	L 9.	Data-Processing Circuits: Multiplexers	A 1.1.		V.
	L 10.	. Multiplexers		12/11	
	L 11.	Dam. 14' 1		12/11	Ku
	L 12.	1-of-16 Decoder	12/11/21	13/11	W.
	L 13.		18/11/21	เรา	M
	L 14.		15/11/21	19/11	has
	L 15.		20/11/21	19/11	W
		HDL Implementation of Data Processing	49/1/21	20/11	M
	L 16.	Circuits	20/11/21	26/11	10
III	L 17.	Control File Fig. 18 FLIP-FLOPs,	26/11/21	26/10	100
12.0	L 18.	Edge-triggered D FLIP-FLOPs, Edge- triggered JK FLIP-FLOPs, , Various: A Synthesis Example, HDL Implementation of Flip-flops	26/11/21	26/11	W
	L 19.	JK Master-slave FLIP-FLOPs	10/1/21	27/1(W
	L 20.	Representations of FLIP-FLOPs	10/12	27/11	1/4
	L 21.	Conversion of FLIP-FLOPs			W
	L 22.	Types of Registers,	11/2	29/11	-
		Applications of Shift Registers,	20/12	29/11	M
	L 23.	or offit Registers,	24/12	11/12	W

		The state of the s			
	L 2		24/12	13/12	14
IV	L 2	5. Counters: Introduction	27/12	13/12	W
	L 20	6. Asynchronous Counters	31/12	16/12	M
	L 27	7. Asynchronous Counters	31/12	17/12	W
	L 28	Synchronous Counters	3/1	17/12	M
	L 29	Synchronous Counters	7/1	18/12	W
	L 30	Decade Counters	7/1	20/12	M
	L 31	Counter Design as a Synthesis problem	8/1	23/12	NA
	L 32.	Counter Design using HDL	15/1	27/12	W
V	L 33.	Design of Synchronous Sequential Circuit:	17/1	1/1/22	Vel
	L 34.	Model Selection	27/1	1/1/22	NA
	L 35.	State Transition Diagram,	21/1	3/1/22	W
	L 36.	State Synthesis Table	22/1	7/1/22	100
	L 37.	Design Equations and Circuit Diagram	24	7/1/22	W
		State Reduction Technique-1	28/1	8/1/22	pf
	L 38.	State Reduction Technique-2	28/1	10/1/22	· W
	L 39.	and the second s	And to the same		

Percentage of portions covered (No. of units covered / total no. of units)	100%
Reason for not completing 100 % syllabus	

Text-books (T) / Reference-books (R) - University Prescribed / Referred (Author, Title of Book, Edition, Publisher, Year) to be mentioned in order

Text Books Followed :	Donald P Leach, Albert Paul Malvino & Goutam Saha: Drinciples and Applications, 7 th Edition, Tata McGraw Hill, 2011				
	1.Stephen Brown, Zvonko Vranesic: Fundamentals of Digital Logic Design with VHDL, 2nd Edition, Tata McGraw Hill, 2005.				
Reference Books followed :	2.Charles H. Roth: Fundamentals of Logic Design, Jr., 5th Edition, Thomson, 2004.				
	3.Ronald J. Tocci, Neal S. Widmer, Gregory L. Moss: Digital System Principles and Applications, 10th Edition, Pearson Education, 2007.				
		K.S. Na	ndini Prasad: Logic Design, 1st ed		
Websites : Any other sources	www.nptel.ac.in				
		Nos.	Dates with details		

	Nos.	Dates with details
No. of assignments given with date	~ ~ ′	10-12-21, 24-12721,
No. of question banks given with date		, , , ρ, ι,
No. of tutorial classes conducted with dates		
No. of remedial classes conducted with dates		
No. of weak students classes cond. with dates		
No. of counseling/s done as mentor		
No. of teaching methodologies & aids used		
Lesson planning done for theory & lab		
Notes prepared for the subjects handled		
Work dairy completed		
No. of memos / warnings / notices given		
warnings / notices given	-	

Faculty's
Name & Sign
Name & Sign